FPGA Center



 * Entity

 * Architecture

 * Configuration

 * Package

 * Library

  * STD Library

Architecture

This construct is used to define the functionality of the model. In this section, the relations between the ports defined in entity.

Syntax:

architecture architecture_name of entity_name is
   declarations (signal declarations, component declarations, etc...)
   begin
       architecture_body
end architecture_names ;

Example:

architecture Behavioral of AND_GATE is
    signal C : std_logic;
    begin
        C <= A AND B;
    end Behavioral;

Each architecture must be declared in an entity. An entity can contain more than one architecture. All expressions defined in an architecture are processed in parallel.

 

 

2                                                                                                                                     Vhdl_Code                                                                                                                                    

 

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.