FPGA Center



 * Entity

 * Architecture

 * Configuration

 * Package

 * Library

  * STD Library

Configuration

Configuration determines how all sub-components are combined to become a design and how blocks are connected together.

configuration configuration_name of entity_name is
   -- configuration declarations
    for architecture_name
      for instantiation_label: component_name
        use entity library_name.entity_name(arch_name);
      end for;
    -- other statements
    end for;
end [configuration] [configuration_name];


NOTE :

 

 

2                                                                                                                                     Vhdl_Code                                                                                                                                    

 

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.