FPGA Center



 * Entity

 * Architecture

 * Configuration

 * Package

 * Library

  * STD Library

VHDL Design Units

A typical VHDL design consists of 4 sections.

1. Entity

Entity defines the interface of a design with its outer environment. In this section input/output ports are defined.

2. Architecture

This construct is used to define the functionality of the model.

3. Configuration

Configuration determines how all sub-components are combined to become a design and how blocks are connected together.

4. Package

Package is a construction which groups the declarations in order to use them in different designs.

1

 

 

                                                                                                                                     Vhdl_Code                                                                                                                                    

 

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.