FPGA Center



 * Constant

 * Signal

 * Operators

 * Component

 * Concurrent Assignments

 * Process

 * Sequential Statements

 * Variable

  * User Defined Types

 

Constant

It is an objects that can not be changed once after its value is determined. Is used to improve the readability of the code.

Syntax:

Constant name :data_type:=value;

Example:

Constant upper_limit :integer :=1500;

 

 

 

 

 

 

 

 

 

 

 

 

 

 

                                                                                                                                     Vhdl_Code                                                                                                                                   

 

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.