FPGA Center



 * Project Definition

 * Create A New Project (1)

 * Create A New Project (2)

 * Add GPIO to the System

 * Pin Assignment

  * Download To FPGA

Add GPIO ( General Purpose Input/Output ) Peripheral to existing Design

We can add any IP to an existing processor design which created by using Base System Builder Wizard. In this part of our example we show you how to do so.

Select IP Catalog tab in Project Information Area part. Double-click "General purpose IO bal覺覺n覺n alt覺nda XPS General Purpose IO 1.00 a" under  General Purpose IO. So that the the IP is included into the MHS File. Now you can see the GIOP in System Assembly View.

NOTE: The MHS (Microprocessor Hardware Specification) file specifies processors, hardware peripherals, bus connections, and address spaces for the hardware

Select Bus Interfaces tab in System Assembly View. Click once the GPIO instanse just added  in the name column and type the new name. And then click enter key.

In this way we changed the instance name of the peripherals to button.



Click "+" sign next to button peripheral. Select mb_plb in SPLB field from drop-down menu. So that we create the connection between button peripheral and mikroBlaze processor.

Note: MicroBlaze communicates with external peripheral devices using buses.

Select Adress in System Assembly View and click Generate Addresses button.

Note: MacroBlaze communicates with the external devices through register or memories at specific adress range.

click the Buss Interfacess tab again. Double-click the name of button peripheral. Button dialog box appears. In common tab , type 1 in "GPIO Data Channel With" field. And click channel 1 tab.

In Channel 1 tab, select TRUE in "Channel1 is Input Only" field, and FALSE in "Channel 1 is Bi-Directional" field.

So that we set the button as 1 bit output .

Select Ports tab. Double-click "+" sign to button to see available ports. Click under the Next column and select "Make External" to make GPIO_in external.

Verify the external pin entry in the External Port Section.

Now we can make FPGA pin assignment.

 

Test Bench                                                                                                                                     Vhdl_Code

 

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.