FPGA Center



 * Hardware Part

  * Software Part

Project Definition

In this tutorial, we will make  a lcd application with mikroblaze processor system. We will create the hardware of the processor system by using Xilinx Platform Studio. As to software of the system, we use C language. We will use Xilinx Software Development program for  both  creation  and compilation of the c code.

We use Xilinx EDK 14.2 as a compiler and Spartan 3E 1600  development board as a board in our project.

You can find all documents of this project here.

Create a new processor system in XPS

First click the sembol , and open the Xilinx Platform Studio.

In the Xilinx Platform Studio landing page, click the “Create new Project Using Base System Builder” . This opens the BSB Wizard.

In first page of the BSS wizard “ select the PLB system” as an interconnect type and define the direction to save the project in the “Project File” part. This directory should include project name with .xmp┬á extension. And click “OK” to the Next step.

In BSB Welcome dialog Box┬á select “I would like to create a new design” option and click┬á Next button. In Board dialog box select the FPGA Device that used in the project. If you have Xilinx board you can also choose the board in this section.

Although our Xilinx board is in the board list, we won’t select the board in order to show how to make┬á a original design. After selection of the FPGA click Next .

In system, processor, peripheral, cache  dialog leave all setting as the default values and just click next button without intervention until the summary dialog box.

In summary dialog box , you can find a summary of the project just created. After making the  last control,  click Finish to complete the creation of the new project.

The next step, we will add GIOP to the processing system for R,E, RS and Data signals. To add GPIO to the processing system, double click┬á “XPS General Purpose IO” located┬á under the “General Purpose IO” from the IP Catalog pane in the XPS . this opens XPS Core Config.

First we add a GP─░O to the system for E (enable) signal. So in the “Component Instance Name” box┬á type the “E”. Under “Channel 1” change the GPIO Data Channel Width from 32 to 1.┬á Click OK to complete the adding.

Add three more GPIO for RS(1 channel width), RW(1 Channel Width), Lcd_data (8 channel  Width)
In the Bus Interfaces Pane, click the “+” next to E and expand the list.┬á Select “mb_plb” ─▒n SPLB. This makes connection between GPIO and MicroBlaze pprocessor.


Make the same processes  for the other GPIOs.
In Ports Pane click “+” next to E to expand list. And right-click the space under the Connected Port column next to the GPIO_OIO_O and select the External Port option from pop-up menu. This makes this port external. Make the same processes┬á for the other GPIOs

In Addresses pane click “Generate Addresses ” symbol to assign addresses for GPIOs just added.

Now we begin to make pin assignment. To do so, double click the ┬á“UCF File” to open from the project pane. Write port constraint in this file as shown in below.

You can find external ports list in the MHS file. To open MhS file , double click “MHS File:system.mhs”.

Now we can start the software part of the project.

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.