FPGA Center



 * Simulation Flow

 * Creating Library

 * Compiling File

 * Loading Design

 * Simulation

 * Defining Special Signal

  * Adding Breakpoint

Compiling The Design File

Click on Compile > Compile

If Compile menu is not active, it means there may be an opened project in ModelSim. To close the project, click File>Close.

Select the documents to be simulated n the 覺oened window then press the Compile button.

1

Then close the window after pressing Done button. No longer you can see the names of your documents in the work folder.

2

                                                                                                                                  Test_bench

                                                                                                                                    

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.