FPGA Center



 * Simulation Flow

 * Creating Library

 * Compiling File

 * Loading Design

 * Simulation

 * Defining Special Signal

  * Adding Breakpoint

Loading The Design

In the ModelSim Transcript window, enter the command below:

vsim -voptargs="+acc" rs232rx (name of the project)

-voptargs=”+acc”
is the command for vsim, and this provides the projects readiness for debugging.

1

After loading the design, you can see the hierarchical structure of the design in the sim group of the Workspace window.

2

You can open or close each window seen above from the view menu.

NOTE: Loading process can be done by right clicking the name of the program to be loaded and then selecting the Simulate.

3

                                                                                                                                  Test_bench

                                                                                                                                    

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.