FPGA Center



COMMENT

To make the code easliy understandable, you may need to post descriptions and comments related to the code at particular places. This section does not affect in any way the program.

-- comment

EXAMPLE
---------------------------------------------
-- We defined a CLOCK in this code
--CLOCK is the generic structure
---------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity CLOCK is
    generic (up_level : integer := 3  );          
    Port ( CLK   : in  STD_LOGIC;            -- clock input (this is a comment)
              CIKIS : out  STD_LOGIC);         -- clock output (this is a comment)
end CLOCK;

                                                                                                           

    

                                                                                                                                    

 

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.