FPGA Center



DELAY

It is a function of delay.

NOTE:

signal_name <= signal_value after time;

wait;
wait on signal_list;
wait until condition;
wait for time;


EXAMPLE


CLK<= NOT CLK after 20 ns;
wait until Q="010";
wait until falling_edge (clk);
wait on min_tick;

                                                                                                           

    

                                                                                                                                    

 

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.