FPGA Center



TYPE

Type is a set of values and operations. Each VHDL object must have a type. Because operaitons and assignments can not be done without types.

             type type_name is type_definiton覺;
             type type_name;

NOTE :

EXAMPLE :

type tip1 is (L, H);
type Test is ('0', '1', L, H);


DETAILED EXPLANATION

There are four types in VHDL.

The operations that you can do with types are as follows:

There are predefined types in Standard and Std_Logic_ 1164 packages. There can be special types which are defined by users as well. These user defined types can be one of the four types explained above.

 

 

                                                                                                           

    

                                                                                                                                    

 

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.