FPGA Center



USE

"Use" expression makes the declaraitons usable according to the choices.

use library_name.package_name.object;
use library_name.package_name;
use library_name.package_name.all;

NOTE:

EXAMPLE:

library IEEE;
use IEEE.Std_Logic_1164.all; -- All declarations in IEEE.Std_Logic_1164 package can be visible.

library IEEE;
use IEEE.Std_Logic_1164.Std_ulogic;   -- Std_ulogic type will be used by Rising_edge function.
use IEEE.Std_Logic_1164.Rising_edge; -- Rising_edge funcion becomes visible.

 

 

                                                                                                           

    

                                                                                                                                    

 

                                                                                                                                                                                                                                                                   

Home | Fpga | VHDL | VHDL Dictionary | Digital Design | Simulation | PCB | Examples | Contact Us
Copyright © 2010 - 2013 FPGAcenter. All Rights Reserved.